Partial Reconfigurations

Build Automation and Runtime Abstraction for Partial Reconfiguration on Xilinx Zynq UltraScale+

Abstract—Partial reconfiguration (PR) is fundamental to building adaptive systems on modern FPGA SoCs, where hardware can be adapted dynamically at runtime. Vendor supported reconfiguration is performance limited, drivers entail complex memory …